

XC2000 Logic Cell Array Families

Product Description

Features

- Fully Field-Programmable:
 - I/O functions
 - Digital logic functions
 - Interconnections
- · General-purpose array architecture
- Complete user control of design cycle
- Compatible arrays with logic cell complexity equivalent from 600 to 1,500 gates
- · Available in 5-V and 3.3-V versions
- 100% factory tested
- Selectable configuration modes
- Low-power, CMOS, static-memory technology
- Performance equivalent to TTL SSI/MSI
- TTL or CMOS input thresholds
- Complete development system support
 - XACT Design Editor
 - Schematic Entry
 - Macro Library
 - Timing Calculator
 - Logic and Timing Simulator
 - Auto Place / Route

Description

The Logic Cell Array (LCA) is a high density CMOS integrated circuit. Its user-programmable array architecture is made up of three types of configurable elements: Input/Output Blocks, logic blocks and Interconnect. The designer can define individual I/O blocks for interface to external circuitry, define logic blocks to implement logic functions and define interconnection networks to compose larger scale logic functions. The XACT Development System provides interactive graphic design capture and automatic routing, Both logic simulation and in-circuit emulation are available for design verification.

The Logic Cell Array is available in a variety of logic capacities, package styles, temperature ranges and speed grades.

Device	V _{cc}	Typ. Logic Capacity (gates)	CLBs	User VO Max	Config. bits
XC2064	5.0 V	600 – 1,000	64	58	12,038
XC2064L	3.3 V	600 - 1,000	64	58	12,038
XC2018 XC2018L	5.0 V 3.3 V	1,000 - 1,500 1,000 - 1,500	100 100	74 74	17,878 17,878

The XC2000 family operates with a nominal 5.0 V supply. The XC2000L family operates with nominal 3.3 V supply.

The LCA logic functions and interconnections are determined by data stored in internal static-memory cells. Onchip logic provides for automatic loading of configuration data at power-up. The program data can reside in an EEPROM, EPROM or ROM on the circuit board or on a floppy disk or hard disk. The program can be loaded in a number of modes to accommodate various system requirements.

Architecture

The general structure of a Logic Cell Array is shown in Figure 1. The elements of the array include three categories of user programmable elements: I/O Blocks (IOBs), Configurable Logic Blocks (CLBs) and Programmable Interconnections. The I/OBs provide an interface between the logic array and the device package pins. The CLBs perform user-specified logic functions, and the interconnect resources are programmed to form networks that carry logic signals among the blocks.

LCA configuration is established through a distributed array of memory cells. The XACT development system generates the program used to configure the Logic Cell Array which includes logic to implement automatic configuration.

Configuration Memory

The configuration of the Logic Cell Array is established by programming memory cells which determine the logic functions and interconnections. The memory loading process is independent of the user logic functions.

The static memory cell used for the configuration memory in the Logic Cell Array has been designed specifically for high reliability and noise immunity. Based on this design, which has been patented, integrity of the LCA configuration memory is assured even under adverse conditions. Compared with other programming alternatives, static memory provides the best combination of high density, high performance, high reliability and comprehensive testability. As shown in Figure 2, the basic memory cell consists of two CMOS inverters plus a pass transistor used for writing data to the cell. The cell is only written during configuration and only read during readback. During normal operation the pass transistor is off and does not affect the stability of the cell. This is quite different from the normal operation of conventional memory devices, in which the cells are continuously read and rewritten.

The outputs Q and Q control pass-transistor gates directly. The absence of sense amplifiers and the output capacitive load provide additional stability to the cell. Due to the structure of the configuration memory cells, they are not

affected by extreme power supply excursions or very high levels of alpha particle radiation. In reliability testing no soft errors have been observed, even in the presence of very high doses of alpha radiation.

Input/Output Block

Each user-configurable I/O block (IOB) provides an interface between the external package pin of the device and the internal logic. Each I/O block includes a programmable input path and a programmable output buffer. It also provides input clamping diodes to provide protection from electro-static damage, and circuits to protect the LCA from latch-up due to input currents. Figure 3 shows the general structure of the I/O block.

The input buffer portion of each I/O block provides threshold detection to translate external signals applied to the package pin to internal logic levels. The input buffer threshold of the I/O blocks can be programmed to be compatible with either TTL (1.4 V) or CMOS (2.2 V) levels. The buffered input signal drives both the data input of an




Figure 1. Logic Cell Array Structure






Figure 2. Configuration Memory Cell

edge-triggered D flip-flop and one input of a two-input multiplexer. The output of the flip-flop provides the other input to the multiplexer. The user can select either the direct input path or the registered input, based on the content of the memory cell controlling the multiplexer. The I/O Blocks along each edge of the die share common clocks. The flip-flops are reset during configuration as well as by the active-low chip RESET input.

Output buffers in the I/O blocks provide 4-mA drive for high fan-out CMOS or TTL-compatible signal levels. The output data (driving I/O block pin O) is the data source for the I/O block output buffer. Each I/O block output buffer is controlled by the contents of two configuration memory cells which turn the buffer ON or OFF or select 3-state buffer control. The user may also select the output buffer 3-state control (I/O block pin TS). When this I/O block output control signal is High (a logic one), the buffer is disabled and the package pin is high-impedance.

Configurable Logic Block

An array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix in the




Figure 3. I/O Block




Figure 4. Configurable Logic Block

center of the device. The XC2064 has 64 such blocks arranged in an 8-row by 8-column matrix. The XC2018 has 100 logic blocks arranged in a 10 by 10 matrix.

Each logic block has a combinatorial logic section, a storage element, and an internal routing and control section. Each CLB has four general-purpose inputs: A, B, C and D; and a special clock input (K), which may be driven from the interconnect adjacent to the block. Each CLB also has two outputs, X and Y, which may drive interconnect networks. Figure 4 shows the resources of a Configurable Logic Block.

The logic block combinatorial logic uses a table look-up memory to implement Boolean functions. This technique can generate any logic function of up to four variables with a high speed sixteen-bit memory. The propagation delay through the combinatorial network is independent of the function generated. Each block can perform any function of four variables or any two functions of three variables each. The variables may be selected from among the four inputs and the block's storage element output Q. Figure 5 shows various options which may be specified for the combinatorial logic.

If the single 4-variable configuration is selected (Option 1), the F and G outputs are identical. If the 2-function alternative is selected (Option 2), logic functions F and G may be independent functions of three variables each. The three variables can be selected from among the four logic block inputs and the storage element output Q. A third form of the

combinatorial logic (Option 3) is a special case of the 2-function form in which the B input dynamically selects between the two function tables providing a single merged logic function output. This dynamic selection allows some 5-variable functions to be generated from the four block inputs and storage element Q. Combinatorial functions are restricted in that one may not use both its storage element output Q and the input variable of the logic block pin "D" in the same function.

If used, the storage element in each Configurable Logic Block (Figure 6) can be programmed to be either an edge-sensitive "D" type flip-flop or a level-sensitive "D" latch. The clock or enable for each storage element can be selected from:

- The special-purpose clock input K
- The general-purpose input C
- · The combinatorial function G

The user may also select the clock active sense within each logic block. This programmable inversion eliminates the need to route both phases of a clock signal throughout the device.

The storage element data input is supplied from the function F output of the combinatorial logic. Asynchronous SET and RESET controls are provided for each storage element. The user may enable these controls independently and select their source. They are active High inputs and the asynchronous reset is dominant. The






Figure 5. CLB Combinatorial Logic Options

Note: Variables D and Q can not be used in the same function.

storage elements are reset by the active-Low chip RESET pin as well as by the initialization phase preceding configuration. If the storage element is not used, it is disabled.

The two block outputs, X and Y, can be driven by either the combinatorial functions, F or G, or the storage element output Q (Figure 4). Selection of the outputs is completely interchangeable and may be made to optimize routing efficiencies of the networks interconnecting the logic blocks and I/O blocks.

Programmable Interconnect

Programmable interconnection resources in the Logic Cell Array provide routing paths to connect inputs and outputs of the I/O and logic blocks into desired networks. All interconnections are composed of metal segments, with programmable switching points provided to implement the necessary routing. Three types of resources accommodate different types of networks.

- General purpose interconnect
- Longlines
- Direct connection

General-Purpose Interconnect

General-purpose interconnect, as shown in Figure 7a, is composed of four horizontal metal segments between the rows and five vertical metal segments between the columns of logic and I/O blocks. Each segment is only the height or width of a logic block. Where these segments would cross at the intersections of rows and columns.

switching matrices are provided to allow interconnections of metal segments from the adjoining rows and columns. Switches in the switch matrices and on block outputs are specially designed transistors, each controlled by a configuration bit.

Logic-block output switches provide contacts to adjacent general interconnect segments and therefore to the switching matrix at each end of those segments. A switch matrix




Figure 6. CLB Storage Elememt

can connect an interconnect segment to other segments to form a network. Figure 7a shows the general interconnect used to route a signal from one logic block to three other logic blocks. As shown, combinations of closed switches in a switch matrix allow multiple branches for each network. The inputs of the logic or I/O blocks are multiplexers that can be programmed with configuration bits to select an input network from the adjacent interconnect segments. Since the switch connections to block inputs are unidirectional (as are block outputs) they are usable only for input connection. The development system software provides automatic routing of these interconnections. Interactive routing is also available for design optimization. This is accomplished by selecting a networkand then toggling the states of the interconnect points by selecting them with the "mouse". In this mode, the connections through the switch matrix may be established by selecting pairs of matrix pins. The switching matrix combinations are indicated in Figure 7b.

Special buffers within the interconnect area provide periodic signal isolation and restoration for higher general




Figure 7a. General-Purpose Interconnect




Figure 7b. Routing and Switch Matrix Connections



interconnect fan-out and better performance. The repowering buffers are bidirectional, since signals must be able to propagate in either direction on a general interconnect segment. Direction controls are automatically established by the Logic Cell Array development system software. Repowering buffers are provided only for the generalpurpose interconnect since the direct and Longline resources do not exhibit the same R-C delay accumulation. The Logic Cell Array is divided into nine sections with buffers automatically provided for general interconnect at the boundaries of these sections. These boundaries can be viewed with the development system. For routing within a section, no buffers are used. The delay calculator of the XACT development system automatically calculates and displays the block, interconnect and buffer delays for any selected paths.

Longlines

Longlines, shown in Figure 8a, run both vertically and horizontally the height or width of the interconnect area. Each vertical interconnection column has two Longlines; each horizontal row has one, with an additional Longline adjacent to each set of I/O blocks. The Longlines bypass the switch matrices and are intended primarily for signals

that must travel a long distance or must have minimum skew among multiple destinations.

A global buffer in the Logic Cell Array is available to drive a single signal to all B and K inputs of logic blocks. Using the global buffer for a clock provides a very low skew, high fan-out synchronized clock for use at any or all of the logic blocks. At each block, a configuration bit for the K input to the block can select this global line as the storage element clock signal. Alternatively, other clock sources can be used.

A second buffer below the bottom row of the array drives a horizontal Longline which, in turn, can drive a vertical Longline in each interconnection column. This alternate buffer also has low skew and high fan-out capability. The network formed by this alternate buffer's Longlines can be selected to drive the B, C or K inputs of the logic blocks.

Alternatively, these Longlines can be driven by a logic or I/O block on a column by column basis. This capability provides a common, low-skew clock or control line within each column of logic blocks. Interconnections of these Longlines are shown in Figure 8b.




Figure 8a. Longline Interconnect




Figure 8b. XC2064 Longlines, I/O Clocks, I/O Direct Interconnect



Direct Interconnect

Direct interconnect, shown in Figure 9, provides the most efficient implementation of networks between adjacent logic or I/O blocks. Signals routed from block to block by means of direct interconnect exhibit minimum interconnect propagation and use minimum interconnect resources. For each Configurable Logic Block, the X output may be connected directly to the C or D inputs of the CLB above and to the A or B inputs of the CLB below it. The Y output can use direct interconnect to drive the B input of the block immediately to its right. Where logic blocks are adjacent to I/O blocks, direct connect is provided to the I/O block input (I) on the left edge of the die, the output (O) on the right edge, or both on I/O blocks at the top and bottom of the die. Direct interconnections of I/O blocks with CLBs are shown in Figure 8b.

Crystal Oscillator

Figure 8b also shows the location of an internal high speed inverting amplifier which may be used to implement an onchip crystal oscillator. It is associated with the auxiliary buffer in the lower right corner of the die. When the oscillator is configured by MAKEBITS and connected as a signal source, two special user IOBs are also configured to connect the oscillator amplifier with external crystal oscillator components as shown in Figure 10. The oscillator circuit becomes active early in the configuration process in order to allow the oscillator to stabilize. Actual internal connection is delayed until completion of configuration. In Figure 10, the feedback resistor R1, between the output and input, biases the amplifier at threshold. The inversion of the amplifier, together with the R-C networks and an ATcut series resonant crystal, produce the 360-degree phase shift of the Pierce oscillator. A series resistor R2 may be included to add to the amplifier output impedance when needed for phase-shift control, crystal resistance matching, or to limit the amplifier input swing to control clipping at large amplitudes. Excess feedback voltage may be corrected by the ratio of C2/C1. The amplifier is designed to be used from 1 MHz to about one-half the specified CLB toggle frequency. Use at frequencies below 1 MHz may require individual characterization with respect to a series resistance. Crystal oscillators above 20 MHz generally require a crystal which operates in a third overtone mode, where the fundamental frequency must be suppressed by an inductor across C2, turning this parallel resonant circuit to double the fundamental crystal frequency, i.e., 2/3 of the desired third harmonic frequency network. When the oscillator inverter is not used, these IOBs and their package pins are available for general user I/O.





Figure 9. Direct Interconnect



	=	Ŧ		
Suggeste	nd Component Values			· · · · · · · · · · · · · · · · · · ·
R1	0.5 - 1 ΜΩ		XTAL1	XTAL2
	0.3 - ΓΝΙΔ2	48 DIP	33	30
112	(may be required for low	68 PLCC	46	43
	frequency, phase	68 PGA	J10	L10
	shift and/or compensation	84 PLCC	56	53
C1, C2	level for crystal Q) 10 - 40 pF	84 PGA	K11	L11

X5404

Figure 10. Crystal Oscillator

1 - 20 MHz AT cut series

Programming

Table 1. Configuration Mode Selection

MO	M1	M2	CCLK	Mode	Data .
0	0	0	output	Master	Bit Serial
0	0	1	output	Master	Byte Wide Addr. = 0000 up
0	1	0	-	reserved	_
0	1	1	output	Master	Byte Wide Addr. = FFFF
					down
1				reserved	
000000000000000000000000000000000000000	0	********	output	Peripheral	Bit Serial
1	1	*****		reserved	= 2
1	1	1	input	Slave	Bit Serial

Configuration data to define the function and interconnection within a Logic Cell Array are loaded automatically at power-up or upon command. Several methods of automatically loading the required data are designed into the Logic Cell Array and are determined by logic levels applied to mode selection pins at configuration time. The form of the data may be either serial or parallel, depending on the configuration mode. The programming data are independent of the configuration mode selected. The state diagram of Figure 11 illustrates the configuration process. Input thresholds for user I/O pins can be selected to be either TTL-compatible or CMOS-compatible. At power-up. all inputs are TTL-compatible and remain in that state until the LCA begins operation. If the user has selected CMOS compatibility, the input thresholds are changed to CMOS levels during configuration.

Figure 12 shows the specific data arrangement for the XC2064 device. Future products will use the same data format to maintain compatibility between different devices of the Xilinx product line, but they will have different sizes and numbers of data frames. For the XC2064, configuration requires 12,038 bits for each device. For the XC2018, the configuration of each device requires 17,878 bits. The XC2064 uses 160 configuration data frames and the XC2018 uses 197.

The configuration bit stream begins with preamble bits, a preamble code and a length count. The length count is loaded into the control logic of the Logic Cell Array and is used to determine the completion of the configuration process. When configuration is initiated, a 24-bit length counter is set to 0 and begins to count the total number of configuration clock cycles applied to the device. When the current length count equals the loaded length count, the configuration process is complete. Two clocks before completion, the internal logic becomes active and is reset. On the next clock, the inputs and outputs become active as configured and consideration should be given to avoid configuration signal contention. (Attention must be paid to avoid contention on pins which are used as inputs during configuration and become outputs in operation.) On the last configuration clock, the completion of configuration is

signalled by the release of the DONE / PROG pin of the device as the device begins operation. This open-drain output can be AND-tied with multiple Logic Cell Arrays and used as an active-High READY or active-Low, RESET, to other portions of the system. High during configuration (HDC) and low during configuration (LDC), are released one CCLK cycle before DONE is asserted. In master mode configurations, it is convenient to use LDC as an active-Low EPROM chip enable.

As each data bit is supplied to the LCA, it is internally assembled into a data word. As each data word is completely assembled, it is loaded in parallel into one word of the internal configuration memory array. The last word must be loaded before the current length count compare is true. If the configuration data are in error, e.g., PROM address lines swapped, the LCA will not be ready at the length count and the counter will cycle through an additional complete count prior to configuration being "done".

Table 1 shows the selection of the configuration mode based on the state of the mode pins M0 and M1. These package pins are sampled prior to the start of the configuration process to determine the mode to be used. Once configuration is DONE and subsequent operation has begun, the mode pins may be used to perform data readback, as discussed later. An additional mode pin, M2, must be defined at the start of configuration. This package pin is a user-configurable I/O after configuration is complete.

Initialization Phase

When power is applied, an internal power-on-reset circuit is triggered. When Vcc reaches the voltage at which the LCA device begins to operate (nominally 2.5 to 3 V), the chip is initialized, outputs are made high-impedance and a time-out is initiated to allow time for power to stabilize. This time-out (11 to 33 ms) is determined by a counter driven by a self-generated, internal sampling clock that drives the configuration clock (CCLK) in master configuration mode. This internal sampling clock will vary with process, temperature and power supply over the range of 0.5 to 1.5 MHz. LCA devices with mode lines set for master mode will time-out of their initialization using a longer counter (43 to 130 ms) to assure that all devices, which it may be driving in a daisy chain, will be ready. Configuration using peripheral or slave modes must be delayed long enough for this initialization to be completed.

The initialization phase may be extended by asserting the active-Low external RESET. If a configuration has begun, an assertion of RESET will initiate an abort, including an orderly clearing of partially loaded configuration memory bits. After about three clock cycles for synchronization, initialization will require about 160 additional cycles of the internal sampling clock (197 for the XC2018) to clear the internal memory before another configuration may begin.






Figure 11. A State Diagram of the Configuration Process for Power-up and Reprogram




Figure 12. XC2064 Internal Configuration Data Arrangement

Reprogramming is initialized by a High-to-Low transition on RESET (after RESET has been High for at least 6 µs) followed by a Low level (for at least 6 µs) on both the RESET and the open-drain DONE/PROG pins. This returns the LCA device to the CLEAR state, as shown in Figure 11.

Master Mode

In Master mode, the Logic Cell Array automatically loads the configuration program from an external memory device. The Master Serial mode uses serial configuration data, synchronized by the rising edge of CCLK, as shown in Figure 13. In Master Parallel mode (Figure 14), the Logic Cell Array provides 16 address outputs and the control signals RCLK (Read Clock), HDC (High during configuration) and LDC (Low during configuration) to execute Read cycles from the external memory. Parallel 8-bit data words are read and internally serialized. As each data word is read, the least significant bit of each byte, normally D0, is the next bit in the serial stream.

Addresses supplied by the Logic Cell Array can be selected by the mode lines to begin at address 0 and incremented to reach the memory (master Low mode), or they can begin at address FFFF Hex and be decremented

(master High mode). This capability is provided to allow the Logic Cell Array to share external memory with another device, such as a microprocessor. For example, if the processor begins its execution from Low memory, the Logic Cell Array can load itself from High memory and enable the processor to begin execution once configuration is completed. The Done/PROG output pin can be used to hold the processor in a Reset state until the Logic Cell Array has completed the configuration process

Peripheral Mode (Bit Serial)

Peripheral mode provides a simplified interface through which the device may be loaded as a processor peripheral. Figure 15 shows the peripheral mode connections. Processor Write cycles are decoded from the common assertion of the active-Low write strobe (IOWRT), and two active-Low and of the active-High chip selects (CS0 CS1 CS2). If all these signals are not available, the unused inputs should be driven to their respective active levels. The Logic Cell Array will accept one bit of the configuration program on the data input (DIN) pin for each processor Write cycle. Data is supplied in the serial sequence described earlier.

Since only a single bit from the processor data bus is loaded per cycle, the loading process involves the processor reading a byte or word of data, writing a bit of the data to the Logic cell Array, shifting the word and writing a bit until all bits of the word are written, then continuing in the same fashion with the next word, etc. After the configuration program has been loaded, an additional three clocks (a total of three more than the length count) must be supplied in order to complete the configuration process. When more than one device is being used in the system, each device can be assigned a different bit in the processor data bus, and multiple devices can be loaded on each processor write cycle. This broadside loading method provides a very easy and time-efficient method of loading several devices.

Slave Mode

Slave mode, Figure 16, provides the simplest interface for loading the Logic Cell Array configuration. Data is supplied in conjunction with a synchronizing clock. For each Low-to-High input transition of configuration clock (CCLK), the data present on the data input (DIN) pin is loaded into the internal shift register. Data may be supplied by a processor or by other special circuits. Slave mode is used for downstream devices in a daisy-chain configuration. The data for each slave LCA device are supplied by the preceding LCA device in the chain, and the clock is supplied by the lead device, which is configured in master or peripheral mode. After the configuration program has been loaded, an additional three clocks (a total of three more than the length count) must be supplied in order to complete the configuration process.

Daisy Chain

The daisy-chain programming mode is supported by Logic Cell Arrays in all programming modes. In master mode and peripheral modes, the LCA device can act as a source of data and control for slave devices. For example, Figure 14 shows a single device in master mode, with two devices in slave mode. The master-mode device reads the external memory and begins the configuration loading process for all of the devices.

The data begins with a preamble and a length count which are supplied to all devices at the beginning of the configuration. The length count represents the total number of cycles required to load all of the devices in the daisy chain. After loading the length count, the lead device will load its configuration data while providing a High DOUT to downstream devices. When the lead device has been loaded and the current length count has not reached the full value. memory access continues. Data bytes are read and serialized by the lead device. The data is passed through the lead device and appears on the data out (DOUT) pin in serial form. The lead device also generates the configuration clock (CCLK) to synchronize the serial output data. A master-mode device generates an internal CCLK of eight times the EPROM address rate, while a peripheral mode device produces CCLK from the chip select and write strobe timing.

Operation

When all of the devices have been loaded and the length count is complete, a synchronous start-up of operation is performed. On the clock cycle following the end of loading, the internal logic begins functioning in the reset state. On the next CCLK, the configured output buffers become active to allow signals to stabilize. The next CCLK cycle produces the DONE condition. The length count control of operation allows a system of multiple Logic Cell Arrays to begin operation in a synchronized fashion. If the crystal oscillator is used, it will begin operation before configuration is complete to allow time for stabilization before it is connected to the internal circuitry.

Reprogram

The Logic Cell Array configuration memory may be rewritten while the device is operating in the user's system. The LCA device returns to the Clear state where the configuration memory is cleared, I/O pins disabled, and mode lines re-sampled. Reprogram control is often implemented using an external open collector driver which pulls DONE/PROG LOW. Once it recognizes a stable request, the Logic Cell Array holds DONE/PROG LOW until the new configuration has been completed. Even if the DONE/PROG pin is externally held LOW beyond the configuration period, the Logic Cell Array begins operation upon completion of configuration. To reduce sensitivity to noise, these re-program signals are filtered for 2–3 cycles of the



LCA internal timing generator (2 to 6 μ s). Note that the Clear time-out for a master-mode reprogram or abort does not have the 4 times delay of the Initialization state. If a daisy chain is used, an external RESET is required, long enough to guarantee clearing all non-master mode devices. For XC2000-series LCA devices, this is accomplished with an external time delay.

In some applications the system power supply might have momentary failures which can leave the LCA control logic in an invalid state. There are two methods to recover from this state. The first is to cycle the V_{CC} supply to less than 0.1 V and re-apply valid V_{CC} . The second is to provide the LCA device with simultaneous Low levels of at least 6 μ s on RESET and DONE/PROG pins after the RESET pin has been High following a return to valid V_{CC} . This guarantees that the LCA device will return to the Clear state. Either of these methods may be needed in the event of an incomplete voltage interruption. They are not needed for a normal application of power from an off condition.

Battery Backup

Because the control store of the Logic Cell Array is a CMOS static memory, its cells require only a very low standby current for data retention. In some systems, this low data-retention current characteristic facilitates preserving configurations in the event of a primary power loss. The Logic Cell Array has built in power-down logic which, when activated, clears all internal flip-flops and latches, but retains the configuration. All outputs are placed in the high-impedance state, and all input levels are ignored. The internal logic considers all inputs to be ones (High). Configuration is not possible during power down.

Power-down data retention is possible with a simple battery-backup circuit because the power requirement is extremely low. For retention at 2.0 V, the required current is typically on the order of 500 nA. Screening to this parameter is available. To force the Logic Cell Array into the power-down state, the user must pull the PWRDWN pin Low and continue to supply a retention voltage to the V_{CC} pins of the package. When normal power is restored, V_{CC} is elevated to its normal operating voltage and PWRDWN is returned to a High. The Logic Cell Array resumes operation with the same internal sequence that occurs at the conclusion of configuration. Internal I/O and logic block storage elements will be reset, the outputs will be released. No configuration programming is involved.

Special Configuration Functions

In addition to the normal user logic functions and interconnect, the configuration data include control for several special functions:

- Input thresholds
- Readback disable
- · DONE pull-up resistor

Each of these functions is controlled by a portion of the configuration program generated by the XACT Development System.

Input Thresholds

During configuration, all input thresholds are TTL level. After configuration, input thresholds are established as specified, either TTL or CMOS. The PWRDWN input threshold is an exception; it is always a CMOS level input. The TTL threshold option requires additional power for threshold shifting.

Readback

After a Logic Cell Array has been programmed, the configuration program may be read back from the device. Readback may be used for verification of configuration, and as a method of determining the state of internal logic nodes during debugging. Three Readback options are provided: on command, only once, and never.

An initiation of Readback is produced by a Low-to-High transition of the M0/RTRIG (Read Trigger) pin. The CCLK input must then be driven by external logic to read back the configuration data. The first three Low-to-High CCLK transitions clock out dummy data. The subsequent Low-to-High CCLK transitions shift the data frame information out on the M1/RDATA (Read Data) pin. Note that the logic polarity is always inverted, a zero in Configuration becomes a one in Readback, and vice versa. Note also that each Readback frame has one Start bit (read back as a one) but, unlike in Configuration, each Readback frame has only one Stop bit (read back as a zero). The third leading dummy bit mentioned above can be considered the Start bit of the first frame.

All data frames must be read back to complete the process and return the Mode Select and CCLK pins to their normal functions. Readback data includes the state of all internal storage elements. This information is used by the XACT development system In-Circuit Debugger to provide visibility into the internal operation of the logic while the system is operating. To read back a uniform time sample of all storage elements, it may be necessary to inhibit the system clock.

DONE Pull-up

The DONE / PROG pin is an open drain I/O that indicates programming status. As an input, it initiates a reprogram operation. An optional internal pull-up resistor may be enabled.

The following seven pages describe the four configuration modes in detail.

Master Serial Mode




Figure 13. Master Serial Mode

In Master Serial mode, the CCLK output of the lead LCA device drives a Xilinx Serial PROM that feeds the LCA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. This puts the next data bit on the SPROM data output, connected to the LCA DIN pin. The lead LCA device accepts this data on the subsequent rising CCLK edge.


The lead LCA device then presents the preamble data (and all data that overflows the lead device) on its DOUT pin.

There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next LCA device in the daisy-chain accepts data on the subsequent rising CCLK edge.

The SPROM CE input can be driven from either \overline{LDC} or DONE. Using \overline{LDC} avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but \overline{LDC} is then restricted to be a permanently High user output. Using DONE also avoids contention on DIN, provided the "early DONE" option is invoked



Master Serial Mode Programming Switching Characteristics



	Speed Grade			50	-7	-70		-100	
	Description	Symbol	Min	Max	Min	Max	Min	Мах	
CCLK ²	Data In setup Data In hold	1 T _{DSCK} 2 T _{CKDS}	60 0		60 0		60 0		ns ns

- Notes: 1. At power-up, V_{CC} must rise from 2.0 V to Vcc min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached 4.0 V (2.5 V for XC2000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for XC2000L).
 - 2. Master-serial-mode timing is based on slave-mode testing.

Master Parallel Mode




Figure 14. Master Parallel Mode Configuration with Daisy Chained Slave Mode Devices. All are configured from the common EPROM source. A well defined termination of SYSTEM RESET is needed when controlling multiple LCA devices.

In Master Parallel mode, the lead LCA device directly addresses an industry-standard byte-wide EPROM and accepts eight data bits right before incrementing (or decrementing) the address outputs.


The eight data bits are serialized in the lead LCA device, which then presents the preamble data (and all data that overflows the lead device) on the DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data, and also changes the

EPROM address, until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next LCA device in the daisy-chain accepts data on the subsequent rising CCLK edge.

Any XC3000 slave driven by an XC2000 master mode device must use early DONE and early internal reset. (The XC2000 master will not supply the extra clock required by a late programmed XC3000.)



Master Parallel Mode Programming Switching Characteristics



	Description	Symbol		Min	Max	Units
RCLK	From address invalid To address valid To data setup To data hold RCLK high RCLK low	1 2 3 4 5 6	TARC TRAC TDRC TRCD TRCH TRCL	60 0 600 4.0	0 200	ns ns ns ns ns

Note: 1. CCLK and DOUT timing are the same as for slave mode.

At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached 4.0 V (2.5 V for XC2000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >1-µs High level on RESET, followed by a >6-µs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for XC2000L).

This timing diagram shows that the EPROM requirements are extremely relaxed: EPROM access time can be longer than 4000 ns, EPROM data output has no hold time requirement

Peripheral Mode





Figure 15. Peripheral Mode. Configuration data is loaded using serialized data from a microprocessor.

Peripheral mode uses the trailing edge of the logic AND condition of the CS0, CS1, CS2, and WRT inputs to accept bit-serial data from a microprocessor bus. In the lead LCA

device, this data is serially shifted into the internal logic. The lead LCA device presents the preamble data (and all data that overflows the lead device) on the DOUT pin.



Peripheral Mode Programming Switching Characteristics



	Description	Symbol		Min	Max	Units
Controls¹ (CSO, CS1, CS2, WRT)	Active (last active input to first inactive)	1	T _{CA}	0.25	5.0	μѕ
	Inactive (first inactive input to last active)	2	T _{CI}	0.25		μs
	CCLK ² DIN setup DIN hold	3 4 5	T _{CCC} T _{DC} T _{CD}	50 0	75	ns ns ns

Notes: 1. Peripheral mode timing determined from last control signal of the logical AND of (CS0, CS1, CS2, WRT) to transition to active or inactive state.

- 2. CCLK and DOUT timing are the same as for slave mode.
- 3. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until Vcc has reached 4.0 V (2.5 V for XC2000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for XC2000L).

Slave Serial Mode





Figure 16. Slave Serial Mode. Bit-serial configuration data are read at rising edge of the CCLK. Data on DOUT are provided on the falling edge of CCLK. Identically configured non-master mode LCAs can be configured in parallel by connecting DINs and CCLKs.

In Slave Serial mode, an external signal drives the CCLK input(s) of the LCA device(s). The serial configuration bitstream must be available at the DIN input of the lead LCA device a short set-up time before each rising CCLK edge. The lead LCA device then presents the preamble data (and all data that overflows the lead device) on its DOUT pin.

There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next LCA device in the daisy-chain accepts data on the subsequent rising CCLK edge.

Slave Serial Mode Programming Switching Characteristics




	Description	S	ymbol	Min	Max	Unit
CCLK	To DOUT DIN setup DIN hold High time Low time Frequency	1 2 3 4 5	T _{CCO} T _{DCC} T _{CCD} T _{CCH} T _{CCL} F _{CC}	10 40 0.25 0.25	65 5.0 2	ns ns ns µs µs MHz

Note: At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached (2.5 V for the XC2000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached (2.5 V for the XC2000L).



Program Readback Switching Characteristics




	Description		Symbol	Min	Max	Units
RTRIG	PROG setup RTRIG high	11 12	T _{DRT} T _{RTH}	300 250		ns ns
CCLK	RTRIG setup RDATA delay	13 14	T _{RTCC} T _{CCRD}	100	100	ns ns

Notes: 1. CCLK and DOUT timing are the same as for slave mode, but T_{CCL} for XC2000L is 0.5 μs min.

2. DONE/PROG output/input must be HIGH (device programmed) prior to a positive transition of RTRIG (M0).

General LCA Switching Characteristics



	Description	Symbol		Min	Max	Units	
RESET ²	M2, M1, M0 setup M2, M1, M0 hold Width—FF Reset High before RESET ⁴ Device Reset ⁴	2 3 4 5 6	T _{MR} T _{BM} T _{MRW} T _{RH} T _{DRRW}	60 60 150 6		ns ns ns µs µs	
DONE/PROG	Progam width (Low) Initialization Device Reset ⁴	7 8 9	T _{PGW} T _{PGI} T _{DRDW}	6 6	7	μs μs μs	
CLOCK	Clock (High) Clock (Low)	10 11	T _{CLH} T _{CLL}	8 8		ns ns	

- Notes: 1. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached (2.5 V for the XC2000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached (2.5 V for the XC2000L).
 - 2. RESET timing relative to power-on and valid mode lines (M0, M1, M2) is relevant only when RESET is used to delay configuration.
 - 3. Minimum CLOCK widths for the auxillary buffer are 1.25 times the T_{CLH}, T_{CLL}.
 - 4. After RESET is High, RESET = D/P = Low for 6 μs will abort to CLEAR.



Performance

The high performance of the Logic Cell Array results from its patented architectural features and from the use of an advanced high-speed CMOS manufacturing process. Performance may be measured in terms of minimum propagation times for logic elements.

Flip-flop loop delays for the I/O block and logic block flip-flops are about 3 ns. This short delay provides very good performance under asynchronous clock and data conditions. Short loop delays minimize the probability of a metastable condition which can result from assertion of the clock during data transitions. Because of the short loop delay characteristic in the LCA device, the I/O block flip-flops can be used very effectively to synchronize external signals applied to the device. Once synchronized in the I/O block, the signals can be used internally without further consideration of their clock relative timing, except as it applies to the internal logic and routing path delays.

Device Performance

The single parameter which most accurately describes the overall performance of the Logic Cell Array is the maximum toggle rate for a logic block storage element configured as a toggle flip-flop. The configuration for determining the toggle performance of the Logic Cell Array is shown in Figure 17. The clock for the storage element is provided by the global clock buffer and the flip-flop output Q is fed back through the combinatorial logic to form the data input for the next clock edge. Using this arrangement, flip-flops in the Logic Cell Array can be toggled at clock rates from 33–100 MHz, depending on the speed grade used.




Figure 17. Logic Block Configuration for Toggle Rate Measurement

Actual Logic Cell Array performance is determined by the critical path speed, including both the speed of the logic and storage elements in that path, and the speed of the particular network routing. Figure 18 shows a typical system logic configuration of two flip-flops with an extra combinatorial level between them. To allow the user to make the best use of the capabilities of the device, the delay calculator in the XACT Development System determines worst-case path delays using actual impedance and loading information.

Logic Block Performance

Logic block propagation times are measured from the interconnect point at the input of the combinatorial logic to the output of the block in the interconnect area. Combinatorial performance is independent of logic function




Figure 18. Typical Logic Path

because of the table look-up based implementation. Timing is different when the combinatorial logic is used in conjunction with the storage element. For the combinatorial logic function driving the data input of the storage element, the critical timing is data set-up relative to the clock edge provided to the storage element. The delay from the clock source to the output of the logic block is critical in the timing of signals produced by storage elements. The loading on a logic block output is limited only by the additional propagation delay of the interconnect network. Performance of the logic block is a function of supply voltage and temperature, as shown in Figure 19.

Interconnect Performance

Interconnect performance depends on the routing resource used to implement the signal path. As discussed earlier, direct interconnect from block to block provides a minimum delay path for a signal.

The single metal segment used for Longlines exhibits low resistance from end to end, but relatively high capacitance. Signals driven through a programmable switch will have the additional impedance of the switch added to their normal drive impedance.

General-purpose interconnect performance depends on the number of switches and segments used, the presence of the bidirectional repowering buffers and the overall

loading on the signal path at all points along the path. In calculating the worst-case delay for a general interconnect path, the delay calculator portion of the XACT development system accounts for all of these elements. As an approximation, interconnect delay is proportional to the summation of totals of local metal segments beyond each programmable switch. In effect, the delay is a sum of R-C delays each approximated by an R times the total C it drives. The R of the switch and the C of the interconnect are functions of the particular device performance grade. For a string of three local interconnects, the approximate delay at the first segment, after the first switch resistance, would be three units; an additional two delay units after the next switch plus an additional delay after the last switch in the chain. The interconnect R-C chain terminates at each repowering buffer. Nearly all of the capacitance is in the interconnect metal and switches; the capacitance of the block inputs is not significant.

Power

Power Distribution

Power for the LCA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. For packages having more than 48 pins, two $V_{\rm CC}$ pins and two ground pins are provided (see Figure 20). Inside the LCA device, a dedicated $V_{\rm CC}$ and ground ring surrounding the logic array provides power to the I/O drivers. An




Figure 19. Relative Delay as a Function of Temperature, Supply Voltage and Processing Variations




Figure 20. Typical Power Consumption by Element




Figure 21. LCA Power Distribution

independent matrix of V_{CC} and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are appropriately decoupled. Typically a 0.1 μ F capacitor connected between the V_{CC} and ground pins near the package will provide adequate decoupling.

Output buffers capable of driving the specified 4 mA loads under worst-case conditions may be capable of driving 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. Multiple $V_{\rm CC}$ and ground pin connections are required for package types which provide them.

Power Consumption

The Logic Cell Array exhibits the low power consumption characteristic of CMOS ICs. Only quiescent power is required for the LCA configured for CMOS input levels. The TTL input level configuration option requires additional power for level shifting. The power required by the static memory cells which hold the configuration data is very low and may be maintained in a power-down mode.

Typically most of power dissipation is produced by capacitive loads on the output buffers, where the incremental power consumption is 25 μ W / pF / MHz . Another component of I/O power is the dc loading on each output pin. For any given system, the user can calculate the I/O power requirement based on the sum of capacitive and resistive loading of the devices driven by the Logic Cell Array.

Internal power supply dissipation is a function of clock frequency and the number of nodes changing on each clock. In an LCA the fraction of nodes changing on a given clock is typically low (10–20%). For example, in a 16-bit binary counter, the average clock produces a change in slightly less than 2 of the 16 bits. In a 4-input AND gate there will be 2 transitions in 16 states. Typical global clock buffer power is about 2.5 mW / MHz for the XC2064 and 3.2 mW / MHz for the XC2018. With a typical load of three general interconnect segments, each Configurable Logic Block output requires about 0.22 mW / MHz of its output frequency. At 3.3 V, the dynamic power consumption is reduced by the square of the voltage ratio, i.e, about 56%.

Dynamic Power Consumption

XC2018 at 5.0V

One CLB driving three local interconnects	0.22 mW/MHz
One device output with a 50-pF load	2.0 mW/MHz
One global clock buffer and line	3.2 mW/MHz

Pin Descriptions

Permanently Dedicated Pins.

V_{CC}

One or two (depending on package type) connections to the nominal +5 V supply voltage. All must be connected.

GND

One or two (depending on package type) connections to ground. All must be connected.

PWRDWN

A Low on this CMOS-compatible input stops all internal activity, but retains configuration. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. While PWRDWN is Low, V_{CC} may be reduced to any value >2.3 V. When PWDWN returns High, the LCA becomes operational with DONE Low for two cycles of the internal 1-MHz clock. During configuration, PWRDWN must be High. If not used, PWRDWN must be tied to V_{CC}.

RESET

This is an active Low input which has three functions.

Prior to the start of configuration, a Low input will delay the start of the configuration process. An internal circuit senses the application of power and begins a minimal time-out cycle. When the time-out and RESET are complete, the levels of the M lines are sampled and configuration begins.

If RESET is asserted during a configuration, the LCA device is re-initialized and restarts the configuration at the termination of RESET.

If RESET is asserted after configuration is complete, it provides a global asynchronous reset of all IOB and CLB storage elements of the LCA device.

RESET can also be used to recover from partial power failure. See section on Re-program under "Special Configuration Functions."

CCLK

During configuration, Configuration Clock is an output of an LCA in Master mode or Peripheral mode, but an input in Slave mode. During a Readback, CCLK is a clock input for shifting configuration data out of the LCA.

CCLK drives dynamic circuitry inside the LCA. The Low time may, therefore, not exceed a few microseconds. When used as an input, CCLK must be "parked High". An internal pull-up resistor maintains High when the pin is not being driven.



DONE/PROG (D/P)

DONE is an open-drain output, configurable with or without an internal pull-up resistor. At the completion of configuration, the LCA circuitry becomes active in a synchronous order; DONE goes active High one cycle after the IOB outputs go active.

Once configuration is done, a High-to-Low transition of this pin will cause an initialization of the LCA and start a reconfiguration.

M0/RTRIG

As Mode 0, this input and M1, M2 are sampled before the start of configuration to establish the configuration mode to be used.

A Low-to-High input transition, after configuration is complete, acts as a Read Trigger and initiates a Readback of configuration and storage-element data clocked by CCLK. By selecting the appropriate Readback option when generating the bitstream, this operation may be limited to a single Readback, or be inhibited altogether.

M1/RDATA

As Mode 1, this input and M0, M2 are sampled before the start of configuration to establish the configuration mode to be used. If Readback is never used, M1 can be tied directly to ground or V_{CC} . If Readback is ever used, M1 must use a 5-k Ω resistor to ground or V_{CC} , to accommodate the RDATA output.

As an active Low Read Data, after configuration is complete, this pin is the output of the Readback data.

User I/O Pins that can have special functions.

M2

During configuration, this input has a weak pull-up resistor. Together with M0 and M1, it is sampled before the start of configuration to establish the configuration mode to be used. After configuration, this pin is a user-programmable I/O pin.

HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

LDC

During Configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin. $\overline{\text{LDC}}$ is particularly useful in Master mode as a Low enable for an EPROM, but it must then be programmed as a High after configuration.

XTL1

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

XTL2

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output and by the MakeBits program.

CSO, CS1, CS2, WRT

These four inputs represent a set of signals, three active Low and one active High, that are used to control configuration-data entry in the Peripheral mode. Simultaneous assertion of all four inputs generates a Write to the internal data buffer. The removal of any assertion clocks in the D0-D7 data. In Master mode, these pins become part of the parallel configuration byte, D4, D3, D2, D1. After configuration, these pins are user-programmable I/O pins.

RCLK

During Master mode configuration RCLK represents a "read" of an external dynamic memory device (normally not used). After configuration, this is a user-programmable I/O pin.

D0-D7

This set of eight pins represents the parallel configuration input for the parallel Master mode. After configuration is complete they are user programmed I/O pins.

A0-A15

During Master Parallel mode, these 16 pins present an address output for a configuration EPROM. After configuration, they are user-programmable I/O pins.

DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input. In the Master or Peripheral configuration, this is the Data 0 input. After configuration, this is a user-programmable I/O pin.

DOUT

During configuration this pin is used to output serialconfiguration data to the DIN pin of a daisy-chained slave. After configuration, this is a user-programmable I/O pin.

Unrestricted User I/O Pins.

vo

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned on the following page, have a weak pull-up resistor of 40 to 100 k Ω that becomes active as soon as the device powers up, and stays active until the end of configuration.

XC2064 Configuration Pin Assignments

	Configu	ration Mode: <m2:n< th=""><th>/1:M0></th><th></th><th></th><th></th><th></th><th></th><th>User</th></m2:n<>	/1:M0>						User
MASTER-SET	SLAVE <1:1:1>	PERIPHERAL <1:0:1>	MASTER-HIGH <1:1:0>	MASTER-LOW <1:0:0>	44 PLCC	48 DIP	68 PLCC	68 PGA	Operation
<0:0:05	<1.1.12	GND	<u> </u>		1		1	B6	GND
			A13	(0)			2	A6	
			A6 A12	(O) (O)	2	1_	3	B5 A5	
			A7	(0)	3	2	5	B4	
	< <high>></high>		A11	(O)	4	3	6	A4	VO
			A8	(O)	5	4	7	В3	
			A10	(O)	6	5	8	A3	
		PWRDWN (i)	A9	(O)	7_ 8	6 7	9	A2 B2	PWR DWN
		FWINDSWIN (I)			9	8	11	B1	1 4411 15411.4
					10		12	C2	
					11	9	13	C1	
		< <high>></high>			!		14	D2	VO
						10	15 16	D1 E2	
						11	17	E1	
		vcc			12	12	18	F2	VCC_
					13	13	19	F1	
					14		20	G2	
		< <high>></high>			15	14	21	G1	1/0
					 -	15	22	H2 H1	
					-	16	24	J2	
M1 (LOW)	M1 (HIGH)	M1 (LOW)	M1 (HIGH)	M1 (LOW)	16	17	25	J1	RDATA (O)
M0 (LOW)	M0 (HIGH)	M0 (HIGH)	M0 (LOW)	M0 (LOW)	17	18	26	K1	RTRIG (I)
M2 (LOW)		M2 (HIGH)			18	19	27	K2	
		HDC (HIGH)			19	20	28	L2	
		< <high>> LDC (LOW)</high>			20	21	30	K3 L3	
		LUC (LUW)			20	1	31	K4	VO.
					21	22	32	L4	
		< <high>></high>			22		33	K5	
						23	34	L5	
		GND			23	24	35	K6	GND
					\vdash	25	36 37	L6 K7	
					\vdash		38	L7	
		< <high>></high>				26	39	K8	1/0
						27	40	L8	
				7 (0)	24	28	41	K9	
			<u> </u>	5 (1)	25 26	29 30	42	L9 L10	XTL2 OR I/C
		RESET (I)			27	31	44	K10	RESET
		DONE (O)			28	32	45	K11	PROG (I)
					29	33	46	J10	XTL1 OR I/C
					1		47	J11	
	< <high>></high>		[D	5 (1)	30	34	48	H10	
		CS0 (I)		4 (ř)	31	35	49 50	H11	WO.
		CS1 (I)		4 (0) 3 (0)	32	36	51	G11	
			oc .		33		52	F10	vcc
							53	F11	
		CS2 (I)	D	2 (0)	34	37	54	E10	
	< <high>></high>	WAT (I)		1 (f)	35	38	55 56	E11	
RCLK		M21 (I)		TIN	30	39	57	D11	1/0
NULN E	D(N(I)			O (I)	36	40	58	C10	
			T (O)		37	41	59	C11	
CCLK (O)	CCLK (I)	CCLI	K (O)		38	42	60	B11	CCLK (I)
			A0	(O)	39	43	61	B10	
			A1 A2	(O)	40	44	62	A10 B9	
			A2 A3	(0)	42	46	64	A9	
	< <high>></high>		A15	(0)	† <u>"</u>	~	65	DB	VO
			A4	(O)	43	47	66	A8	
			A14	(O)	44	48	67 68	B7 A7	
			A5	(O)					

-<-HIGH>> is high impedance with a 20-50 kΩ internal pull-up during configuration

X6103

Note: A PLCC in a "PGA-Footprint" socket has a different signal pinout than a PGA device.



XC2018 Configuration Pin Assignments

MASTER-SER	SLAVE	CONFIGURATION	MODE: <m2:m1:i< th=""><th>MO> MASTER-LOW</th><th>44</th><th>64</th><th>68</th><th>84</th><th>84</th><th>100</th><th>USER</th></m2:m1:i<>	MO> MASTER-LOW	44	64	68	84	84	100	USER
<0:0:0>	<1:1:1>	<1:0:1>	<1:1:0>	<1:0:0>	PLCC	VQFP	PLCC	PLCC	PGA	TQFP	OPERATION
		GND	A13	(0)	1	9	2	2	C6	13	GND
			A13	(0)	\vdash	9	2	3	A6 A5	14	
								4	B5	16	
			A6	(0)	2	10	3	5	C5	17	
	< <high>></high>		A12	(0)	3	11	5	7	B4	18 19	NO
			A11		4	13	6	8	A3	20	
			A8	(O)	5	14	7	9	A2	21	
			A10	(O)	6 7	15 16	<u>8</u> 9	10	B3 A1	22	
		PWRDWN (i)	, no	(0)	8	17	10	12	B2	26	PWR DWN
					9	18	.11	13	C2	27	
					10	19 20	12	15	B1 C1	30	
						-20	14	16	D2	32	
		< <high>></high>			11	21	15	17	D1	33	VO
						22	16	18	E3	35	
					\vdash		10	20	E1	36	
						23	17	21	F2	37	
	0 20 20 20 20 20 20 20 20 20 20 20 20 20	Voc			12	24	18	22	F3	38	Vcc
					├	25	19	23	G3 G1	40	
					13	26	20	25	G2	41	
		< <high>></high>						26	F1	42	ИО
					14	27	21	27 28	H1 H2	43 45	
					15	29	23	29	J1	47	
						30	24	30	K1	48	
M1 (LOW)	M1 (HIGH)	M1 (LOW)	M1 (HIGH)	M1 (LOW)	16	31	25	31	J2	49 51	RDATA (O) RTRIG (I)
M0 (LOW) M2 (LOW)	M0 (HIGH)	M0 (HIGH) M2 (F	MO (LOW)	MO (LOW)	17	32	26 27	33	L1 K2	53	HING(I)
		HDC (HIGH)	- 7		19	34	28	34	КЗ	54	
		< <high>></high>			L_	35	29	35	12	55	
		LDC (LOW)			20	36 37	30	36 37	L3 K4	56 57	ио
					21	38	32	38	L4	58	1
		< <high>></high>					L_	39	J5	59	
					 	39 40	33	40	K5 L5	60	
					22	1	ٽ	42	К6	62	
		GND			23	41	35	43	J6	63	GND
						42	36	44	J7	64	
					┢	7	37	46	K7	66	
		< <high>></high>				43	38	47	1.6	67	
						44	39	48	LB K8	68 69	ио
						+ 44	40	50	L9	70	
			D7	(1)	24	45	41	51	L10	71	1
			<u>D</u>	S (I)	25	46	42	52	К9	72	10000000
		RESET (I)			26 27	47	43	53 54	L11 K10	73 75	XTL2 OR VO
		DONE (O)			28	49	45	55	J10	77	PROG (I)
		< <hgh>></hgh>			29	50	46	56	K11	78	XTL1 OR VO
			D:	5 (I)	30	51 52	47	57 58	J11 H10	79 80	1
			t	(AV		1.02	╚	59	H11	82	1
l						53	49	60	F10	84	l vo
		F CFO.//		LM	31	54	50	61 62	G10	85	{
		CSO (I) CS1 (I)		l (I) 3 (I)	32	55	51	63	G9	87	1
			œ		33	56	52	64	F9	88	Vcc
		000.0		2.00	1	57	53	65	F11	89	1
		CS2 (I)	1 D	20	34	58	54	66	E11	90	1
< <hk< td=""><td>3H>></td><td></td><td></td><td></td><td></td><td>59</td><td>55</td><td>68</td><td>E9</td><td>92</td><td>1</td></hk<>	3H>>					59	55	68	E9	92	1
								69	D11] vo
RCLK		WRT(I)	D)	l (f)	35	60	56 57	70 71	D10		1
noth	DIN (I)			D(I)	36	62	58	72	B11		1
		DOUT (O)			37	63	59	73	C10	98	l
	CCLK (I)	T cci	K(O)	(O)	38	1	60	74	A11 B10		CCLK (f)
				(0)	40	2	62	76	B9	3	1
			A2	(O)	41	3	63	77	A10	5	1
■ 27 2.2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2				(O)	42	4	64	78	A9	6	100
	all the second s	***************	A15	(0)	43	5	65 66	79	B8 A8	8	1 "
	< <hlgh>></hlgh>		A4	(0)							
	****			(O)	13	6	67	81	B6	9	1
			A14								


<<hIgh>>> IS High IMPEDANCE WITH A 20-50 $k\Omega$ INTERNAL PULL-UP DURING CONFIGURATION

For a detailed description of the device architecture, see pages 2-187 through 2-195.

For a detailed description of the configuration modes and their timing, see pages 2-200 through 2-208.

For package physical dimensions and thermal data, see Section 4.

Ordering Information



Component Availability

PINS		44	48	64	6	8	8	4	100			
TYPE		PLAST. PLCC	PLAST. DIP	PLAST. VQFP	PLAST. PLCC	CERAM. PGA	PLAST. PLCC	CERAM. PGA	PLAST. TQFP	PLAST. VQFP		
CODE		PC44	PD48	VQ64	PC68	PG68	PC84	PG84	TQ100	VQ100		
	-50					М						
XC2064	-70	CI			c	СІМ						
	-100	CI			CI	CI						
	-130	С			С	С						
	-33							мв				
XC2018	-50							МВ				
AC2016	-70	CI			CI		CI	CIMB				
	-100			CI	CI		CI	CI	CI			
	-130	С		С	С		С	С	С			
XC2064L				С	С							
XC2018L				С			С			С		

C = Commercial = 0° to +85° C M = Mil Temp = -55° to +125° C

I = Industrial = -40° to +100° C B = Mil-STD-883C Class B

Package Options

		Through-hole					
	PLCC	PQFP	TQFP	VQFP	CQFP	BGA	PGA
Standard Lead Pitch Body Temp Options Ordering Code	JEDEC 50 mil Plastic C, I PC	EIAJ 0.65/0.5 mm Plastic C, I PQ	EIAJ 0.5 mm Plastic C, I TQ	EIAJ 0.5 mm Plastic C, I VQ	JEDEC 25 mil Ceramic M, B CB	JEDEC 1.5 mm FR4 C WB, BG	JEDEC 100 mil Ceramic/Plastic C, I, M, B PG, PP
XC7236A XC7272A XC7318 XC7336 XC7354 XC7372 XC73108 XC73144	44 68, 84 44 44 44, 68 68, 84 84	44 44 100 100, 160 160				225 225	84 144 184
XC2064/L XC2018/L	44, 68 44, 68, 84		100	64 100			68 84
XC3020A/XC3120A XC3030A/XC3130A XC3042A/XC3142A XC3064A/XC3164A XC3090/AXC3190A XC3195A	68, 84 44, 68, 84 84 84 84 84	100 100 100 160 160, 208 160, 208	100 100, 144 144 176	64, 100 100	100 100 164		84 84 84, 132 132 175 175, 223
XC4002A XC4003A XC4003 XC4003H XC4004A XC4005A XC4005 XC4005 XC4006 XC4008 XC4010 XC4010 XC4011D XC4013 XC4013 XC4025	84 84 84 84 84 84 84 84 84 84	100 100 100 208 160 160, 208 100,160, 208 240 160, 208 160, 208 160, 208 160, 208, 240 208, 240 208, 240 240, 304	144 144	100	100 164 164 164 196	225 225 225 225 225	120 120 120 191 120 156 156 223 156 191 191 223 223, 299 223, 299

X6069

Number of Available I/O Pins

	Max VO								Nu	mbei	of F	acka	ige P	ins								
		44	64	68	84	100	120	132	144	156	160	164	175	176	184	191	196	208	223	225	240	299
XC7236A XC7272A XC7318	36 72 38	36 38		56	72																	
XC7336 XC7354 XC7372 XC73108 XC73144	38 58 84 120 156	38 38		58 57	72 72	84 84			120	-	120 136		120		120 156					120 156		
XC2064/L XC2018/L	58 74	34 34	54	58 58	74	74																
XC3020A/XC3120A XC3030A/XC3130A XC3042A/XC3142A XC3064A/XC3164A XC3090A/XC3190A XC3195A	80 96 120	34	54	58 58	64 74 74 70 70 70	64 80 82		96 110	96 120		120 138 138	142	144 144	144				144 176	176	·		
XC4002A XC4003A XC4003 XC4003H XC4005A XC4005A XC4005 XC4005H XC4006 XC4008	64 80 80 160 96 112 192 128 144				61 61 61 61 61 61 61	64 77 77 77	64 80 80 95		96 112	112 112 125	96 112 112 128 129	112				160 144		160 112 112 128 144	192		192	
XC4010 XC4010D XC40133 XC4013D XC4020 XC4025	160 160 192 192 224 256				61						129 129 129 129 129					160 160		160 160 160 160 160		160 160 192 192	192 192 193 193	224 256